Abstract-Polar codes are newly discovered capacity-achieving codes, which have attracted lots of research efforts. Polar codes can be efficiently decoded by the low-complexity successive cancelation (SC) algorithm and the SC list (SCL) decoding algorithm. The belief propagation (BP) decoding algorithm not only is an alternative to the SC and SCL decoders, but also provides soft outputs that are necessary for joint detection and decoding. Both the BP decoder and the soft cancelation (SCAN) decoder were proposed for polar codes to output soft information about the coded bits. In this paper, first a belief propagation decoding algorithm, called reduced complexity soft cancelation (RCSC) decoding algorithm, is proposed. Let N denote the block length. Our RCSC decoding algorithm needs to store only 5N − 3 loglikelihood ratios (LLRs), significantly less than 4N − 2 + N log 2 N 2 and N (log 2 N + 1) LLRs needed by the BP and SCAN decoders, respectively, when N 64. Besides, compared to the SCAN decoding algorithm, our RCSC decoding algorithm eliminates unnecessary additions over the real field. Then the simplified SC (SSC) principle is applied to our RCSC decoding algorithm, and the resulting SSC-aided RCSC (S-RCSC) decoding algorithm further reduces the computational complexity. Finally, based on the S-RCSC decoding algorithm, we propose a corresponding memory efficient decoder architecture, which has better error performance than existing architectures. Besides, our decoder architecture consumes less energy on updating LLRs.
I. INTRODUCTION
Polar codes [1] are a significant breakthrough in coding theory, since polar codes can achieve the channel capacity of binary-input symmetric memoryless channels [1] and arbitrary discrete memoryless channels [2] . Polar codes of block length N can be efficiently decoded by a successive cancelation (SC) algorithm [1] with a complexity of O(N log N ), where N is the block length. In spite of the low-complexity nature of the SC algorithm, the error performance of the SC algorithm is worse than Turbo or LDPC codes for short or moderate polar codes.
The belief propagation (BP) decoding of polar codes over factor graph [3] was proposed in [1] . The message passing schedules and error performances under finite lengths were further discussed in [4] , [5] . A low complexity soft-output version of the SC decoder called soft cancelation (SCAN) decoder was proposed in [6] . Compared to the BP decoders in [4] , [5] , the SCAN decoder has much lower computational complexity and requires less memory to store the soft messages. The SCAN decoding algorithm employs a serial message updating schedule, which is similar to the SC decoding of polar codes. In contrast, the BP decoding algorithms in [1] , [4] , [5] employ a parallel message updating schedule. It was shown in [6] that the SCAN decoding algorithm converges faster than the BP decoding algorithm due to the better dissemination of information. Compared to the SC decoding algorithm, both the BP and SCAN decoding algorithms have higher computational complexity and require more memory. However, these belief propagation decoding algorithms not only offer an alternative to the SC and SC list (SCL) decoders, but also are necessary for the application of polar codes in receivers that employ the joint detection and decoding technique.
Even though the decoder architectures of the SC and SCL decoding algorithms have been well studied, the architectures of the soft-output decoders for polar codes have not been sufficiently investigated in literature. Under a 65nm CMOS technology, for a (1024, 512) polar code, the BP polar decoder chip in [7] achieves a coded throughput of 4.68Gbps when the signal to noise ratio (SNR) equals 4.0dB by occupying 1.48mm 2 silicon area. Several early stopping criterions for the BP decoding of polar codes were proposed in [8] to improve the decoder throughput and energy efficiency. The (1024, 512) polar BP decoder in [8] achieves a net information throughput of 4.5 Gbps using 1.96 million gates under a 45nm CMOS technology. The BP decoder architectures in [7] , [8] achieve multi Gbps throughput due to the parallel message updating schedule. However, these architectures in [7] , [8] are not suitable for larger block lengths, since the number of basic processing elements (PE) is N and N 2 log 2 N , respectively. For larger N , the resulting BP decoders will suffer from excessive area and power. For the SCAN decoding algorithm, its efficient hardware implementations have not been discussed in open literature to the best of our knowledge.
In this paper, we focus on the soft-output decoding of polar codes. Our main contributions are:
(1) A reduced complexity soft-output version of SC decoder, called reduced complexity soft cancelation (RCSC) decoder, is proposed. Compared to the BP and SCAN decoding algorithms, our RCSC decoding algorithm has lower computational complexity and stores less LLRs. Our RCSC decoding algorithm needs to store only 5N − 3 LLRs, significantly less than
and N (log 2 N + 1) LLRs needed by the BP and SCAN decoder, respectively, when N 64. Besides, our RCSC decoding algorithm converges almost as fast as the SCAN decoding algorithm.
(2) The simplified SC [9] (SSC) principle is applied to our RCSC decoding algorithm, resulting in the SSC-aided RCSC (S-RCSC) decoding algorithm with even less computational complexity.
(3) Based on our S-RCSC algorithm, a corresponding scalable decoder architecture for polar codes is proposed. Compared to BP decoders in [7] , [8] , our decoder architecture has better error performance. Besides, our decoder architecture consumes less energy on updating LLRs.
II. PRELIMINARIES

A. Polar codes
Under the Arıkan's construction method [1] , the generation matrix of a polar code is an N × N matrix G = B N F ⊗n , where N = 2 n , B N is the bit reversal permutation matrix [1] , and F = 1 1 0 1 . Here ⊗n denotes the nth Kronecker power and
to zero, denoted as frozen bits. The information is conveyed by the rest K bits, denoted as information bits.
B. BP and SCAN Decoding Algorithms for Polar Codes
The BP and SCAN decoding algorithms are performed over the factor graph of a polar code, which is derived from the encoding equations. Take N = 8 as an example, the corresponding factor graph is shown in Fig. 1(a) . For i = 0, 1, 2 and j = 0, 1, · · · , 7, node (i, j) in Fig. 1(a) has two associated LLR messages L i,j and R i,j , which are passed to the left and right directions of the factor graph. L i,j and R i,j are called left and right LLR messages, respectively. As shown in Fig. 1(a) , the factor graph of a polar code of length N = 2 n consists of N n 2 homogenous unit factor graphs and n + 1 columns of nodes. The message passing on a unit graph is shown in Fig. 1(b) , where L i,j0 , L i,j1 , R i+1,j2 , R i+1,j3 are LLR messages sending to the unit graph. R i,j0 , R i,j1 , L i+1,j2 , L i+1,j3 are LLR messages sending from the unit factor graph and can be computed as follows:
where f (a, b) is approximated as
For
) denote all the left and right LLRs associated with the nodes in column i, respectively. Each iteration of the BP decoding algorithm consists of the leftdirection message updating and the following right-direction message updating. During the left-direction message updating, L 1 , L 2 , · · · , L n are updated in serial using Eqs. (1) and (2), where all the left LLRs associated with the same column are updated in parallel. During the right-direction message updating, R n−1 , R n−2 , · · · , R 0 are updated in serial using Eqs. (3) and (4), where all the right LLRs associated with the same column are computed in parallel. Note that L 0 is the received channel LLR vector and R n has N constant LLRs, where R n,j = 0 if u i is an information bit and R n,j = +∞ otherwise. As shown in [7] , a BP decoder needs to store N (log 2 N + 1) LLRs. In terms of the computational complexity, each iteration of the BP decoding algorithm is dominated by 2N log 2 N additions and 2N log 2 N comparisons over the real field.
Based on Eqs.
(1) to (4), the SCAN decoding algorithm applies a different message updating schedule, which follows the SC decoding schedule. For each L i and R i , instead of updating all the LLRs in parallel, the SCAN decoding algorithm divides N LLRs into 2 i groups, which are updated in serial. However, the N 2 i LLRs within each group are updated in parallel. Compared to the BP decoding algorithm, the SCAN decoding algorithm converges faster and needs to store fewer LLRs due to the fact that certain LLRs will never be used in the following iterations. As shown in [6] , the SCAN decoding algorithm needs to store 2N − 1 left LLRs. In [6] , the right LLRs are divided into two groups: R i,j 's with j being an odd and even number, which are denoted as R o and R e , respectively. The SCAN decoding algorithm in [6] needs to store N 2 log 2 N and 2N − 1 LLRs for R o and R e , respectively. Note that, the SCAN decoding algorithm has the same computational complexity per iteration as the BP decoding algorithm.
III. THE PROPOSED RCSC DECODING ALGORITHM
A. Modified Message Passing on the Unit Graph
Both the BP and SCAN decoding algorithms are based on the message passing schedules shown in Eqs. (1) to (4) . In this section, we first propose a modified message passing schedule to compute L e , which are L i,j 's with j being an even integer.
For each unit graph, the left LLR
where j 2 is an even integer and j 3 = j 2 + 1. The modified message passing schedule for i = 0 and i > 0 is shown in Figs. 2(a) and 2(b), respectively. As shown in Figs. 2(a) and 2(b), the right LLR R i+1,j3 is considered only when i = 0. For the computation of L i+1,j3 and other right LLRs, Eqs. (2) to (4) are still used. Compared to the message passing schedule shown in Fig. 1(b) , the benefits of our modified message passing schedule are as follows.
1) When i > 1, an summation over the real field is saved when computing L i,j with j being an even integer.
2) When j is an even integer, the data dependency between R i,j+1 and L i,j is removed when i > 1. As a result, it is unnecessary to store all LLRs in R o for the following iterations.
When i = 0, the modified message passing schedule still considers the right LLR as R i+1,j3 as shown in Fig. 2(a) . The reason is that we want to find a way to feed R o back to the next iteration.
B. The Proposed RCSC Decoding Algorithm
Based on our modified message passing schedule, an RCSC decoding algorithm is proposed in Alg. 1 for polar codes. Like the SCAN decoding algorithm, our RCSC algorithm also employs the SC decoding schedule when updating all soft messages. 
are the memory locations used to store left LLRs, R o and R e , respectively.
As shown in Alg. 1, each iteration of our RCSC decoding algorithm is divided into N serial step. For i = 0, 1, · · · , N −1, during step i, part of left LLRs are first updated in the way shown in Alg. 2. If i is an odd integer, part of the right LLRs are also updated in the way shown in Alg. 3. s j and e j in Alg. 2 and 3, respectively, are variable integer indices depending on j. Let (b n−1 , b n−2 , · · · , b 0 ) be the binary representation of the integer index j, where b 0 is the least significant bit (LSB). When j is a non-zero even number, s j = n − (k + 1) such that b k+1 = 1 and b r=0 for r k. 
is a valid codeword then returnx
When 
In Table I , we compare our RCSC decoding algorithm with the BP and SCAN decoding algorithms in terms of memory and computational complexities. The block length N = 2 n . As shown in Table I , when n 6 (N 64), the number of stored LLRs by our RCSC algorithm is the smallest among all three algorithms. When the block lengths are larger, our RCSC algorithm achieves more significant memory saving compared to the BP and SCAN decoding algorithms. Besides, as shown in Table I , our RCSC algorithm saves
additions per iteration compared to the BP and SCAN algorithm.
Compared to the SCAN decoding algorithm, the major improvements of our RCSC decoding algorithm are as follows.
1) As shown in Alg. 2, when updating left LLRs, our RCSC algorithm employs the modified message passing schedule shown in Section III-A, which changes the data dependency between left LLRs and R o .
2) The modified data dependency results in efficient storage of R o and reduced number of additions.
C. SSC-aid RCSC Decoding Algorithm
In [9] , [10] , a polar code of length N can be represented by a binary tree of depth n, where each node represents a constituent code. Fig. 3 shows the tree representation of an (8, 3) polar code, where the black and white leaf nodes correspond to information and frozen bits, respectively. Among all the nodes of a tree, a node is called a rate-1 and rate-0 node if all of its leaves are associated with information and frozen bits, respectively. The SC decoding algorithm was performed on a binary tree in [9] , [10] , where each node behaves as a decoder for the corresponding constituent code. In this section, we formulate the proposed RCSC decoding algorithm on a binary tree. As shown in Fig. 3 , a node v with layer index i and a constituent code of length N v = 2 n−i receives a soft message vector, α v , containing N v LLRs, from its parent node v p . Node v then calculates the soft message vector to its left child, α l , containing N v /2 LLRs, via
for k = 0, 1, · · · , N v /2 − 1, where β r (containing N v /2 LLRs) is the soft message vector sent from the right child in the previous iteration. Node v then waits until an updated soft LLR vector, β l (containing N v /2 LLRs), is sent from its left child. In the following step, Node v calculates the soft message vector to its right child, α r , where
Once both β l and β r are updated, the soft message sent from node v, β v , is calculated using
If node v is a leaf node, β v = 0 if node v corresponds to an information bit and β v = +∞ otherwise. For our SSC-aid RCSC (S-RCSC) decoding algorithm, if node v is a rate-0 node, β v = (+∞, +∞, · · · , +∞) is returned immediately without traversing its child nodes. If node v is a rate-1 node, β v = (0, 0, · · · , 0) is returned immediately. In this way, both the decoding latency and computational complexity can be reduced further. The S-RCSC algorithm has the same memory architecture as that of RCSC. β v is stored in R e and R o if node v is the left and right child of its parent node v p , respectively. For each node v, α v can be stored in L. Take the (8, 3) polar code in Fig. 3 as an example, during each iteration, the RCSC decoding algorithm needs to visit all 15 nodes. In contrast, our S-RCSC decoding algorithm visits only 7 nodes (nodes 0, 1, 2, 5, 6, 11, 12) in each iteration. Hence, the S-RCSC decoding algorithm has lower computational complexity that the RCSC decoding algorithm since the number of LLRs that need to be updated is reduced due to the SSC principle.
D. Numerical Results
For both a (1024, 512) and a (32768, 29504) polar codes, the frame error rate (FER) performance of our S-RCSC decoding algorithm is shown in Figs. 4 and 5 , respectively, where SRCSCk denotes our S-RCSC algorithm with the maximum number of iterations I M = i. SCAN2 denotes the SCAN decoding algorithm with the maximum number of iterations being 2. The error performances of the BP decoding algorithm under 100 maximum iterations are also shown in Figs. 4 and 5. As shown in Figs. 4 and 5, the error performance of the S-RCSC is slightly better than SCAN decoding algorithm. For both polar codes, our S-RCSC decoding algorithm has better error performance than the BP decoding algorithm when the signal to noise ratio (SNR) is higher. Note that the error performances of the RCSC and S-RCSC decoding algorithm are the same. As a result, we did not show the error performances of the RCSC decoding algorithm in Figs. 4 and 5. Let I av and I av denote the average numbers of iterations for the S-RCSC and SCAN decoding algorithms, respectively, when the maximum number of iterations is set to two. As shown in Table II , the S-RCSC algorithm and converges almost as fast as the SCAN algorithm. 
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IV. AN EFFICIENT SOFT-OUTPUT DECODER ARCHITECTURE FOR POLAR CODES
A. Top Architecture
Based on our S-RCSC decoding algorithm, a corresponding memory efficient decoder architecture is proposed in Fig. 6(a) , where LMEM, RMEMo, RMEMe, CMEM, SMEM are five LLR memories. LMEM stores the left LLRs in Fig. 6(a) has one processing element array (PEA), which has P (P N ) identical processing elements (PEs). With the concatenation and split method in [11] , LMEM, RMEMo and RMEMe can be implemented with area efficient memories such as register files or SRAMs. Note that each LLR memory in Fig. 6(a) is a dual port memory, where each word stores at most 2P LLRs. Take the LMEM as an example, the LLRs are stored in this memory in the way shown in Fig. 6(b) , where L i is stored in words. The read and write datapaths between LLR memories and the PEA are shown in Fig. 6 . The read and write address signals and enable signals of each memory are not shown for simplicity. Besides, each memory meeds a bypass buffer [12] to avoid read-write conflict. Suppose each internal LLR (except the channel LLRs) is quantized with Q bits, the width of each read or write data bus of LMEM, RMEMo, RMEMe and SMEM is T = 2P Q. Suppose each channel LLR is quantized with Q c bits, then T c = 2P Q c , where T c is width of the data buses of the CMEM. For k = 0, 1, · · · , P − 1, the micro architecture of PE j is shown in Fig. 7 , where the SUM unit outputs the sum of its two input LLRs and the compare-and-select (CAS) unit implements the f function in Eq. (5). The write buffer (wB) in Fig. 7 is a Q-bit register. During each iteration of our S-RCSC decoding algorithm, the left and right LLRs are updated in an interleaved way. is needed in order to compute the updated L i , the control signal, zset, is set to 1. When no right LLRs are needed for the update of L i , zset = 0. Since the PEA generates at most P updated left LLRs and each word in LMEM stores 2P LLRs, P wBs are used to buffer the first P left LLRs, which are written back to LMEM once the next P left LLRs are computed. If L i has less than 2P LLRs, the left LLR output control signal, LOC, is set to 1.
When updating the right LLRs, CTC = 1, zset = 1 and the updated right LLRs could be written into RMEMo, RMEMe and SMEM. In this case, each PE computes two updated right LLRs in one clock cycle. For our PE architecture in Fig. 7 , at most P right LLRs are needed during each clock cycle. However, 2P LLRs are read out in parallel for each right LLR memory. In Fig. 7 , the segment selection signal, SS, is used to select out P right LLRs from 2P inputs.
B. Implementation Results and Comparisons
The proposed soft-output decoder architecture has been implemented for the (1024, 512) and (32768, 29504) polar codes simulated in this paper. Each channel LLR is quantization with 5 bits, and each of the rest LLR is quantized with 7 bits. The fixed point FER performance of these two decoders are shown in Fig. 8 . For our implemented decoders, a maximum of two iterations are allowed. As shown in Fig. 8 , our quantization scheme causes negligible error performance degradation. I av 's for the two implemented decoders under various SNR are shown in Table III . For both of our decoders, I av ≈ 1 when FER is below 10 Table IV denotes the coded throughput normalized by the corresponding area. The implementation results in [7] are from the chip fabrication, while the other results are from synthesis. For fair comparisons, our implementation results under 90nm CMOS technology have been scaled to those under 65nm and 45nm. The corresponding SNR is 3.5dB. Iav will be even smaller for larger SNR. The corresponding SNR is 4.0dB. The corresponding SNR is 3.5dB.
As shown in Table IV , for the (1024, 512) polar code, the area of our decoder is about 34% and 17% of that of the decoder in [7] and [8] , respectively. The coded throughput of our decoder is about 28% and 21% of that of the decoder in [7] and [8] , respectively. The area efficiency of our decoder is about 82% and 122% of that of the decoder in [7] and [8] , respectively. For the (32768, 29504) polar code, our decoder achieves a coded throughput of 2208Mbps with an area of 4.734mm 2 under the TSMC 90nm CMOS technology. Implementation results for such a long code were not shown in [7] , [8] . Compared to the decoder architectures in [7] , [8] , our decoder architecture has advantages in the following aspects.
(a) Compared to the BP decoders [7] , [8] , our decoder has much better error performances when the FER is below 10 (b) Our decoder architecture is expected to consume less energy on computing updated LLRs compared to the BP decoder. In this paper, we demonstrate this advantage of our decoder architecture based on an analytical approach. When the supply voltage is V , let e V a and e V c denote the energy used for an addition and a comparison, respectively. Let E r and E b denote the average energy used for the decoding of a codeword for the S-RCSC and BP decoders, respectively, where E r = I av (N a e BP av is the average number of iterations for a BP decoder. N a and N c are the numbers of additions and comparisons per iteration for our S-RCSC decoder, respectively. In this paper, we consider only the energy used for computations over the real field. When the FER is low, I av I BP av and I av ≈ 1. Besides, due to our modified message passing schedule and the application of the SSC principle, N a < 2N n and N c < 2N n. For example, for our (1024, 512) polar code, N a = 11261 and N c = 14332 while 2N n = 20480. When SNR is 4.0 dB, I av = 1.000003 while I BP av = 6.57 for the decoder in [7] as shown in Table IV . As a result,
Er ≈ 8.8 compared to the BP decoder in [7] .
V. CONCLUSION
In this paper, we present a more efficient belief propagation decoding algorithm and its hardware architecture. Our decoder architecture shows advantages in terms of error performance and energy efficiency.
